Add and Checkout to Download this Report
As the size of computer started decreasing the speed power became main design issue of a system design. To design low-power circuits in effective way, the Low-Power CMOS digital circuits were developed. Techniques for low-power operation use the lowest possible supply voltage coupled with architectural, logic style, circuit, and technology optimizations. An architectural-based scaling strategy is presented which indicates that the optimum voltage is much lower than that determined by other scaling considerations.